

# Structure




Figure 1

Step 1 Start with conventional wafer (much cheaper than SOI wafer),  
epi SiGe with low Ge fraction (say 10%)

thin Si
SiGe epi layer
conventional wafer

Step 2 Gate patterning followed by As ion-implantation and cover the gate and Si surface by thin nitride




Figure 3

Step 3 Open trench and etch the N doped regions






FIGURE 4

**Step 4 Oxidation and etch thin oxide.** Since oxidation rate in SiGe is about 3.5 times faster than Si, the thickness of oxide on the SiGe sidewall is thicker than that on pure Si. After the etch there is oxide layer left over on the SiGe sidewall



Step 5 Selective epi Si



Step 6 To make sure the epi Si spacer not shorting with the epi recessed E&SD, we do As ion-implantation one more time




FIGURE 1

Step 7 Etch the N doped area and refill the void by insulator (say oxide). (We also can etch the oxide on the SiGe sidewall and deposit low-k material or even leave them opened to improve short channel effect)




FIGURE 8



# Structure Claimed




FIGURE 9

Step 1 Start with a bonded wafer with  
 SOI/oxide/large-grain-p-Si/SiGe/Si-substrate

SOI	
oxide	
p-Si	
p-SiGe (for process convenience, this layer thickness is ~ 0.2-0.5 $\mu\text{m}$ )	
Si substrate	

Figure 10

Step 2 Form trench and thin nitride spacer to protect gate oxide. Pattern gate with a thick oxide cap to prevent ion-implantation used for etch to go into the gate. Boron implantation into the large-grain-p-Si layer only.





FIGURE 11

140' 150'



Step 4 Selective etch the p-SiGe under the p-Si and remove the photoresist



Step 5 Directive deposit oxide to protect SOI from being etched and selective etch the undoped p-Si under the gate. Deposit stressed film




FIGURE 14

Step 6 Deposit stressed-film-1. Regarding the stress in the film, for nfet prefer compressive and pfet tensile.




Figure 15

Step 7 Wet etch the stressed-film-1.




FIGURE 16



Step 8 Arsenic implantation to turn the boron doped p-Si into n-type p-Si and anneal in order to etch the p-Si away.




Figure 17

Step 9 Etch the n-type p-Si, deposit stressed-film-2 to fill the void and wet etch stressed-film-2. This time the stress in stressed-film-2, for nfet prefer tensile and for pfet compressive.





FIGURE 18

Step 10 After direct etch the oxide, one can follow conventional process to make nfet and pfet.



Step 1 Start with a conventional wafer, epi thin SiGe layer and then epi relaxed Si layer

220	relaxed crystal Si
210	strained SiGe
200	Si substrate

$$F_{\text{epi}} = 20$$

Step 2 Form trench and build a pMOSFET with all dopants are in place.  
Start with a conventional wafer, epi thin SiGe layer and then epi relaxed Si layer




FIGURE 21

Step 4 Deposit CA liner, cover one trench and etch down another open one (say left trench) stopping on Si substrate. Form a nitride spacer on the sidewall of the relaxed Si and strained SiGe.





Figure 22


Step 4 Continue etch the STI oxide of the left trench, selective etch Si under the strained SiGe layer.



For option, we can deposit thin SiGe layer here when we prepare the substrate. In this case, we can get flat plane after wet etch Si between the two SiGe layer

Figure 2-3


Step 5 Selective etch the n-type strained SiGe under the gate. In this case, the strained SiGe film in the extension and SD area can apply stress to the channel.



For option, we can deposit thin SiGe layer here when we prepare the substrate. In this case, we can get flat plane after wet etch Si between the two SiGe layer



Deposit thin oxide in order to protect the surface under the channel and then deposit tensile nitride film to add additional compressive stress to the channel. If no nitride is deposited, one get silicon-on-nothing (SON) device.



Step 6 For bulk device:  
 Epi Si:C to add additional compressive stress to the channel. Direct etch the Si:C on the top of CA liner. In this case, the Si:C is not subject to high temperature process and the stress in the Si:C is maintained. This has **advantage over methods using Si:C as substrate before SD RTA.** (Another option for preventing the Si:C growing from the strained SiGe, one can do oxidation first. In this case, the oxide on the SiGe is much thicker (due to oxidation on SiGe much faster) than that at the bottom of Si channel. One can wet etch the oxide at the channel bottom, but remain some oxide on the strained SiGe. after this the Si:C film is grown.)




Fig. 16.10.10

Simulations of stresses in a Pfet channel ( $L_{poly} = 60\text{ nm}$ ):  
Compressive stress along the channel ( $T_{Si} = 10\text{ nm}$ ) cut at 5nm below the gate oxide after etch the strained  $Si_{0.75}Ge_{0.25}$  ( $\sim 2\text{ GPa}$  stress) under the gate and then deposit compressive 40 nm nitridie film (film stress  $\sim 1.5\text{ GPa}$ ).

